✦ LIBER ✦

Delay Modeling and Statistical Design of Pipelined Circuit Under Process Variation

✍ Scribed by Datta, A.; Bhunia, S.; Mukhopadhyay, S.; Roy, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Reliability- and process-variation aware

✍ Alam, M. 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 878 KB

Device Modeling for Analog and RF CMOS C

✍ Ytterdal, Trond; Cheng, Yuhua; Fjeldly, Tor A. 📂 Article 📅 2003 🏛 John Wiley & Sons, Ltd ⚖ 164 KB

Analytical modeling of CMOS circuit dela

✍ B.P. Harish; Navakanta Bhat; Mahesh B. Patil 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 283 KB

Statistical Blockade: Very Fast Statisti

✍ Singhee, A.; Rutenbar, R.A. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 736 KB

A statistical methodology for modeling a

✍ Mustapha Hamad; Sami Al-Arian; David Landis 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 852 KB

M-PRES: a statistical tool for modelling

✍ Shedabale, S.; Russell, G.; Yakovlev, A. 📂 Article 📅 2011 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 444 KB