𝔖 Scriptorium
✦   LIBER   ✦

πŸ“

Debugging Systems-on-Chip: Communication-centric and Abstraction-based Techniques

✍ Scribed by Bart Vermeulen, Kees Goossens (auth.)


Publisher
Springer International Publishing
Year
2014
Tongue
English
Leaves
314
Series
Embedded Systems
Edition
1
Category
Library

⬇  Acquire This Volume

No coin nor oath required. For personal study only.

✦ Synopsis


This book describes an approach and supporting infrastructure to facilitate debugging the silicon implementation of a System-on-Chip (SOC), allowing its associated product to be introduced into the market more quickly. Readers learn step-by-step the key requirements for debugging a modern, silicon SOC implementation, nine factors that complicate this debugging task, and a new debug approach that addresses these requirements and complicating factors. The authors’ novel communication-centric, scan-based, abstraction-based, run/stop-based (CSAR) debug approach is discussed in detail, showing how it helps to meet debug requirements and address the nine, previously identified factors that complicate debugging silicon implementations of SOCs. The authors also derive the debug infrastructure requirements to support debugging of a silicon implementation of an SOC with their CSAR debug approach. This debug infrastructure consists of a generic on-chip debug architecture, a configurable automated design-for-debug flow to be used during the design of an SOC, and customizable off-chip debugger software. Coverage includes an evaluation of the efficiency and effectiveness of the CSAR approach and its supporting infrastructure, using six industrial SOCs and an illustrative, example SOC model. The authors also quantify the hardware cost and design effort to support their approach.

✦ Table of Contents


Front Matter....Pages i-xv
Front Matter....Pages 1-1
Introduction....Pages 3-24
Front Matter....Pages 25-25
Post-silicon Debugging of a Single Building Block....Pages 27-35
Post-silicon Debugging of Multiple Building Blocks....Pages 37-63
Front Matter....Pages 65-65
CSAR Debug Overview....Pages 67-86
On-Chip Debug Architecture....Pages 87-137
Design-for-Debug Flow....Pages 139-155
Off-Chip Debugger Software....Pages 157-187
Front Matter....Pages 189-189
Case Studies....Pages 191-232
Front Matter....Pages 233-233
Related Work....Pages 235-255
Conclusion and Future Work....Pages 257-262
Back Matter....Pages 263-311

✦ Subjects


Circuits and Systems; Processor Architectures; Electronics and Microelectronics, Instrumentation


πŸ“œ SIMILAR VOLUMES


On-Chip Instrumentation: Design and Debu
✍ Neal Stollon (auth.) πŸ“‚ Library πŸ“… 2011 πŸ› Springer US 🌐 English

<p>On-Chip Instrumentation: Design and Debug for Systems on Chip by: Neal Stollon With each new generation of digital System-on-Chip (SoC) technology, the level of integration, functionality, and complexity provided on a single chip increases significantly and there is a need for better debug soluti

On-chip instrumentation: design and debu
✍ Stollon, Neal πŸ“‚ Library πŸ“… 2010;2011 πŸ› Springer 🌐 English

This book provides an in-depth overview of on chip instrumentation technologies and various approaches taken in adding instrumentation to System on Chip (ASIC, ASSP, FPGA, etc.) design that are collectively becoming known as Design for Debug (DfD). On chip instruments are hardware based blocks that

Architecting and Building High-Speed SoC
✍ Mounir Maaref πŸ“‚ Library πŸ“… 2022 πŸ› Packt Publishing 🌐 English

<p><span>Design a high-speed SoC while gaining a holistic view of the FPGA design flow and overcoming its challenges.</span></p><p><span>Purchase of the print or kindle book includes a free eBook in the PDF format.</span></p><p><span><br></span></p><p><span>Key Features: </span></p><ul><li><span><sp

Architecting and Building High-Speed SoC
✍ Mounir Maaref πŸ“‚ Library πŸ“… 2022 πŸ› Packt Publishing 🌐 English

Design a high-speed SoC while gaining a holistic view of the FPGA design flow and overcoming its challenges. Modern and complex SoCs can adapt to many demanding system requirements by combining the processing power of ARM processors and the feature-rich Xilinx FPGAs. You'll need to understand man