𝔖 Bobbio Scriptorium

✦ LIBER ✦

Coverage Optimization for Defect-Tolerance Logic Mapping on Nanoelectronic Crossbar Architectures

✍ Scribed by Yuan, Bo; Li, Bin

Book ID: 118813618
Publisher: Springer
Year: 2012
Tongue: English
Weight: 433 KB
Volume: 27
Category: Article
ISSN: 1000-9000
DOI: 10.1007/s11390-012-1278-0

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 13th IEEE Symposium on Design and

[IEEE 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - Vienna, Austria (2010.04.14-2010.04.16)] 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems - A novel SRAM-based FPGA architecture for defect and fault tolerance of configurable logic blocks

✍ Lahrach, Farid; Abdaoui, Abderrazek; Doumar, Abderrahim; Chatelet, Eric 📂 Article 📅 2010 🏛 IEEE ⚖ 336 KB