𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Compositional, Dynamic Cache Management for Embedded Chip Multiprocessors

✍ Scribed by Anca M. Molnos; Sorin D. Cotofana; Marc J. M. Heijligers; Jos T. J. van Eijndhoven

Book ID
106559533
Publisher
Springer US
Year
2008
Tongue
English
Weight
603 KB
Volume
57
Category
Article
ISSN
1939-8018

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Chip size and performance evaluations of
Chip size and performance evaluations of shared cache for on-chip multiprocessor
✍ Takahiro Sasaki; Tomohiro Inoue; Nobuhiko Omori; Tetsuo Hironaka; Hans J. Mattau πŸ“‚ Article πŸ“… 2005 πŸ› John Wiley and Sons 🌐 English βš– 377 KB

## Abstract Recent semiconductor technology has made on‐chip multiprocessors with several CPUs and cache memories on a single chip a realistic possibility. Generally, conventional multiprocessor systems with shared memory offer a simple programming model, but need a cache coherency mechanism that m