✦ LIBER ✦

Completely iterative, pipelined multiplier array suitable for VLSI

✍ Scribed by McCanny, J.V.; McWhirter, J.G.

Book ID: 114452128
Publisher: The Institution of Electrical Engineers
Year: 1982
Weight: 946 KB
Volume: 129
Category: Article
ISSN: 0143-7089
DOI: 10.1049/ip-g-1:19820008

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An iterative pipelined array architectur

An iterative pipelined array architecture for the generalized matrix inversion

✍ O.Y. De Vel; E.V. Krishnamurthy 📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 452 KB

Design and characterisation of a CMOS VL

Design and characterisation of a CMOS VLSI self-timed multiplier architecture based on a bit-level pipelined-array structure

✍ Acosta, A.J.; Jimenez, R.; Barriga, A.; Bellido, M.J.; Valencia, M.; Huertas, J. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 743 KB

A complete system for NN classification

A complete system for NN classification based on a VLSI array processor

✍ A. Ferrari; M. Borgatti; R. Guerrieri 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 590 KB

Complete convergence of triangular array

Complete convergence of triangular arrays and the law of the iterated logarithm for U-statistics

✍ Herold Dehling 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 118 KB

Pipelined VLSI systolic array and algori

Pipelined VLSI systolic array and algorithm for digital filtering: R E Siferd (Dept. of Electr. Syst. Eng., Wright State Univ., Dayton, OH, USA) Int. J. Mini & Microcomput. (USA), vol. 9, no. 1, pp.20–22 (1987)

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 95 KB