✦ LIBER ✦

Compact modeling of on-chip ESD protection devices using Verilog-A

✍ Scribed by Junjun Li; Joshi, S.; Barnes, R.; Rosenbaum, E.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A fully on-chip ESD protection UWB-band

✍ Hsien-Chin Chiu; Chia-Shih Cheng; Hsuan-Ling Kao; Jeffrey S. Fu; Qiang Cui; Juin 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 848 KB

SCR device with dynamic holding voltage

✍ Ming-Dou Ker; Zi-Ping Chen 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 128 KB

System-level modeling and simulation of

✍ Yi Wang; Aditya S. Bedekar; S. Krishnamoorthy; Sachin S. Siddhaye; Shivshankar S 📂 Article 📅 2006 🏛 Springer-Verlag 🌐 English ⚖ 846 KB

A compact HBT device model based on a on

✍ Shin-ichi Tanaka; M.S. Lundstrom 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 889 KB

Behavioral Modeling and Simulation of Mi

✍ Johnny Bjørnsen; Thomas E. Bonnerud; Trond Ytterdal 📂 Article 📅 2003 🏛 Springer 🌐 English ⚖ 465 KB

Modeling of adsorption on porous activat

✍ Xiaoning Yang; Carl T. Lira 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 925 KB