𝔖 Bobbio Scriptorium

✦ LIBER ✦

Comments on PVPs, MPPs, NOWS, and future computer architectures

✍ Scribed by Bill Buzbee

Book ID: 105648327
Publisher: Wuhan University
Year: 1996
Tongue: English
Weight: 387 KB
Volume: 1
Category: Article
ISSN: 1007-1202
DOI: 10.1007/bf02900844

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2009 International Conference on F

[IEEE 2009 International Conference on Future Computer and Communication (ICFCC) - Kuala Lumpar, Malaysia (2009.04.3-2009.04.5)] 2009 International Conference on Future Computer and Communication - IMS Network Architecture

✍ Qadeer, Mohammed A.; Khan, Afaq H.; Ansari, Juned A.; Waheed, Sariya 📂 Article 📅 2009 🏛 IEEE ⚖ 466 KB

[IEEE Comput. Soc Sixth Annual Workshop

[IEEE Comput. Soc Sixth Annual Workshop on Interaction between Compilers and Computer Architectures - Cambridge, MA, USA (3 Feb. 2002)] Proceedings Sixth Annual Workshop on Interaction between Compilers and Computer Architectures - Quantitative evaluation of the register stack engine and optimizations for future Itanium processors

✍ Weldon, R.D.; Chang, S.S.; Hong Wang, ; Hoflehner, G.; Wang, P.H.; Lavery, D.; S 📂 Article 📅 2002 🏛 IEEE Comput. Soc ⚖ 418 KB

[IEEE 2010 2nd International Conference

[IEEE 2010 2nd International Conference on Future Computer and Communication - Wuhan, China (2010.05.21-2010.05.24)] 2010 2nd International Conference on Future Computer and Communication - Reliability evaluation system based on software architecture

✍ Wang, Jun; Chen, Weiru 📂 Article 📅 2010 🏛 IEEE ⚖ 256 KB

[IEEE Comput. Soc Innovative Architectur

[IEEE Comput. Soc Innovative Architecture for Future Generation High-Performance Processors and Systems. 1999 International Workshop on Innovative Architectures (IWIA'99) - Maui, HI, USA (1-3 Nov. 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems (Cat. No.PR00650) - On the parallelization of electrodynamic multilevel fast multipole method on distributed memory computers

✍ Velamparaambil, S.; Jiming Song, ; Weng Cho Chew, 📂 Article 📅 2000 🏛 IEEE Comput. Soc ⚖ 808 KB

[IEEE Comput. Soc Innovative Architectur

[IEEE Comput. Soc Innovative Architecture for Future Generation High-Performance Processors and Systems. 1999 International Workshop on Innovative Architectures (IWIA'99) - Maui, HI, USA (1-3 Nov. 1999)] Innovative Architecture for Future Generation High-Performance Processors and Systems (Cat. No.PR00650) - RHINET: a network for high performance parallel computing using locally distributed computers

✍ Kudoh, T.; Nishimura, S.; Yamamoto, J.; Nishi, H.; Nishimura, S.; Tatebe, O.; Am 📂 Article 📅 2000 🏛 IEEE Comput. Soc ⚖ 633 KB

[IEEE Comput. Soc International Workshop

[IEEE Comput. Soc International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems - Big Island, HI, USA (10-11 Jan. 2002)] International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems - Branch classification to control instruction fetch in simultaneous multithreaded architectures

✍ Knijnenburg, P.M.W.; Ramirez, A.; Latorre, F.; Larriba, J.; Valero, M. 📂 Article 📅 2002 🏛 IEEE Comput. Soc ⚖ 364 KB