✦ LIBER ✦

Coherence controller architectures for scalable shared-memory multiprocessors

✍ Scribed by Michael, M.M.; Nanda, A.K.; Beng-Hong Lim

Book ID: 119772959
Publisher: IEEE
Year: 1999
Tongue: English
Weight: 858 KB
Volume: 48
Category: Article
ISSN: 0018-9340
DOI: 10.1109/12.752666

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Scalable shared-memory multiprocessor ar

Scalable shared-memory multiprocessor architectures

✍ Thakkar, S.; Dubois, M.; Laundrie, A.T.; Sohi, G.S. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 370 KB

Token coherence: a new framework for sha

Token coherence: a new framework for shared-memory multiprocessors

✍ Martin, M.M.K.; Hill, M.D.; Wood, D.A. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 287 KB

A Scalable Distributed Shared Memory Arc

A Scalable Distributed Shared Memory Architecture

✍ S. Krishnamoorthy; A. Choudhary 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 736 KB

Scalability of a multiprocessor architecture depends on its ability to manage interconnection network latency with increasing number of processors. Interconnection network latency can be minimized by reducing the distance traversed by a message in terms of number of nodes and wire lengths. Scalabili

An efficient tree cache coherence protoc

An efficient tree cache coherence protocol for distributed shared memory multiprocessors

✍ Yeimkuan Chang; Bhuyan, L.N. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 396 KB

Special issue on memory system architect

Special issue on memory system architectures for scalable multiprocessors: Guest editors' introduction

✍ Michel Dubois; Shreekant Thakkar 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 237 KB

Design of a high-speed optical interconn

Design of a high-speed optical interconnect for scalable shared-memory multiprocessors

✍ Avinash Karanth Kodi; Louri, A. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 162 KB