✦ LIBER ✦

CMOS Power-Efficient Buffers and Amplifiers

✍ Scribed by Giuseppe Ferri; Nicola C. Guerrini; Manolo Sperini

Book ID: 111542285
Publisher: Springer
Year: 2003
Tongue: English
Weight: 338 KB
Volume: 36
Category: Article
ISSN: 0925-1030
DOI: 10.1023/a:1024457816040

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-voltage power-efficient adaptive bia

Low-voltage power-efficient adaptive biasing for CMOS amplifiers and buffers

✍ Baswa, S.; López-Martín, A.J.; Carvajal, R.G.; Ramírez-Angulo, J. 📂 Article 📅 2004 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 239 KB

Power-efficient class AB CMOS buffer

✍ Lopez-Martin, A.J.; Ramírez-Angulo, J.; Carvajal, R.G.; Acosta, L. 📂 Article 📅 2009 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 122 KB

Low voltage low power CMOS current diffe

Low voltage low power CMOS current differencing buffered amplifier

✍ Cem Cakir; Shahram Minaei; Oguzhan Cicekoglu 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 646 KB

A highly linear CMOS buffer amplifier

✍ Fisher, J.A.; Koch, R. 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 756 KB

A high-efficiency CMOS +22-dBm linear po

A high-efficiency CMOS +22-dBm linear power amplifier

✍ Yongwang Ding; Harjani, R. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 673 KB

An efficient CMOS power-combining techni

An efficient CMOS power-combining technique with differential and single-ended power amplifier

✍ Eunil Cho; Yonghoon Song; Sungho Lee; Joontae Park; Sangwook Nam 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 662 KB

## Abstract This article proposes an efficient power‐combining architecture with differential and single‐ended power amplifiers (PAs) in a CMOS process. The single‐ended amplifier is added for overall efficiency enhancement. To demonstrate this concept, a CMOS PA using the proposed architecture was