✦ LIBER ✦

Clock trees: logical clocks for programs with nested parallelism

✍ Scribed by Audenaert, K.

Book ID: 117872245
Publisher: IEEE
Year: 1997
Tongue: English
Weight: 731 KB
Volume: 23
Category: Article
ISSN: 0098-5589
DOI: 10.1109/32.637147

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Clock skew reduction in ASIC logic desig

Clock skew reduction in ASIC logic design: a methodology for clock tree management

✍ Balboni, A.; Costi, C.; Pellencin, M.; Quadrini, A.; Sciuto, D. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 336 KB

Interlock avoidance in transparent and d

Interlock avoidance in transparent and dynamic parallel program instrumentation using logical clocks

✍ W. Cai; K. Zhang; S.J. Turner; C. Sun 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 262 KB

A fundamental problem with run-time monitoring of parallel programs is the intrusion introduced by instrumenting the original program. In order to minimize the amount of intrusion in monitoring parallel programs, the logical clock approach (LCA) was proposed. It uses logical clocks to time and contr

An optically clocked transistor array wi

An optically clocked transistor array with dual serial-to-parallel and parallel-to-serial conversion capability for optical label swapping

✍ R. Urata; R. Takahashi; T. Nakahara; K. Takahata; H. Suzuki 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 133 KB