✦ LIBER ✦

Chained backplane communication architecture for scalable multiprocessor systems

✍ Scribed by Pasi Kolinummi; Timo Hämäläinen; Jukka Saarinen

Publisher: Elsevier Science
Year: 2000
Tongue: English
Weight: 737 KB
Volume: 46
Category: Article
ISSN: 1383-7621
DOI: 10.1016/s1383-7621(00)00002-3

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Special issue on memory system architect

Special issue on memory system architectures for scalable multiprocessors: Guest editors' introduction

✍ Michel Dubois; Shreekant Thakkar 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 237 KB

Broadcast directory: A scalable cache co

Broadcast directory: A scalable cache coherent architecture for mesh-connected multiprocessors

✍ Yunseok Rhee; Joonwon Lee 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 633 KB

A Resource-Efficient Communication Archi

A Resource-Efficient Communication Architecture for Chip Multiprocessors on FPGAs

✍ Xiaofang (Maggie) Wang; Swetha Thota 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 784 KB

A multiprocessor system architecture sui

A multiprocessor system architecture suited for power system transient calculation

✍ Masato Yamamoto; Toshiyuki Nakata; Yoitsu Kurita 📂 Article 📅 1999 🏛 John Wiley and Sons 🌐 English ⚖ 180 KB

In the field of power system calculation, much research has been devoted to using parallel computers to increase computation speed. However, unlike examples in other application areas, such as circuit simulation or computational fluid dynamics, the performance gain is small. Also, the performance ga

Editorial: communication optimization fo

Editorial: communication optimization for scalable parallel system

✍ Ching-Hsien Hsu; Peter Sloot 📂 Article 📅 2012 🏛 Springer US 🌐 English ⚖ 155 KB

CCPA: Component-Based Communication Prot

CCPA: Component-Based Communication Protocol Architecture for embedded systems

✍ Hong-jun Dai; Tian-zhou Chen; Chun Chen 📂 Article 📅 2005 🏛 SP Zhejiang University Press 🌐 English ⚖ 636 KB