✦ LIBER ✦

Cell processor low-power design methodology

✍ Scribed by Stasiak, D.; Chaudhry, R.; Cox, D.; Posluszny, S.; Warnock, J.; Weitzel, S.; Wendel, D.; Wang, M.

Book ID: 117897213
Publisher: IEEE
Year: 2005
Tongue: English
Weight: 320 KB
Volume: 25
Category: Article
ISSN: 0272-1732
DOI: 10.1109/mm.2005.107

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-power design for embedded processors

✍ Moyer, B. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 129 KB

Power-conscious design of the Cell proce

Power-conscious design of the Cell processor's synergistic processor element

✍ Takahashi, O.; Cottier, S.; Dhong, S.H.; Flachs, B.; Silberman, J. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 350 KB

Low-power design approach of 11FO4 256-K

Low-power design approach of 11FO4 256-Kbyte embedded SRAM for the synergistic processor element of a Cell processor

✍ Asano, T.; Silberman, J.; Dhong, S.H.; Takahashi, O.; White, M.; Cottier, S.; Na 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 192 KB

Low-power L2 cache design for multi-core

Low-power L2 cache design for multi-core processors

✍ Chung, C.-M.; Kim, J. 📂 Article 📅 2010 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 132 KB

Design Methodology for Voltage-Overscale

Design Methodology for Voltage-Overscaled Ultra-Low-Power Systems

✍ Jeon, Dongsuk; Seok, Mingoo; Zhang, Zhengya; Blaauw, David; Sylvester, Dennis 📂 Article 📅 2012 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 896 KB

High-speed, low-power, bipolar standard

High-speed, low-power, bipolar standard cell design methodology for Gbit/s signal processing

✍ Koike, K.; Kawai, K.; Onozawa, A.; Takei, Y.; Kobayashi, Y.; Ichino, H. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 188 KB