✦ LIBER ✦

Cadnetix launches physical modelling system for VLSI circuits

Book ID: 104110450
Publisher: Elsevier Science
Year: 1986
Tongue: English
Weight: 95 KB
Volume: 18
Category: Article
ISSN: 0010-4485
DOI: 10.1016/s0010-4485(86)80018-5

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Delay fault models for VLSI circuits

✍ Irith Pomeranz; Sudhakar M Reddy 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 218 KB

State-of-the-art technologies for VLSI circuits give rise to various defect mechanisms that may cause a circuit to fail when operated at its designated speed of operation. Such defects are conventionally modeled by delay faults. In this paper, we review delay fault models used for circuits described

Computer modelling of polysiliconcontact

Computer modelling of polysiliconcontacted emitter bipolar transistors for VLSI circuits

✍ Susan M. Bradley; J.G. Doherty 📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 521 KB

Physical timing modeling for bipolar VLS

Physical timing modeling for bipolar VLSI

✍ Yang, A.T.; Chang, Y.-H. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 885 KB

Temperature dependence modeling for MOS

Temperature dependence modeling for MOS VLSI circuit simulation

✍ Wan, C.-P.; Sheu, B.J. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 763 KB

Robust VLSI circuit design & systems for

Robust VLSI circuit design & systems for sustainable society

✍ Takeuchi, Ken; Crols, Jan; Takeuchi, Ken; Crols, Jan; Zhang, Kevin; Clinton, Mik 📂 Article 📅 2012 🏛 IEEE ⚖ 98 KB

FUNTEST — Functional testgeneration for

FUNTEST — Functional testgeneration for VLSI-circuits and systems

✍ W. Geisselhardt; W. Mohrs; U. Moeller 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 480 KB