✦ LIBER ✦

Block-Wise Concatenated BCH Codes for NAND Flash Memories

✍ Scribed by Cho, Sung-gun; Kim, Daesung; Choi, Jinho; Ha, Jeongseok

Book ID: 121743545
Publisher: IEEE
Year: 2014
Tongue: English
Weight: 872 KB
Volume: 62
Category: Article
ISSN: 0090-6778
DOI: 10.1109/TCOMM.2014.021514.130287

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Concatenated Raptor Codes in NAND Flash

Concatenated Raptor Codes in NAND Flash Memory

✍ Yu, Geunyeong; Moon, Jaekyun 📂 Article 📅 2014 🏛 IEEE 🌐 English ⚖ 471 KB

Nonlinear Multi-Error Correction Codes f

Nonlinear Multi-Error Correction Codes for Reliable MLC nand Flash Memories

✍ Wang, Zhen; Karpovsky, Mark; Joshi, Ajay 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 929 KB

VLSI Implementation of BCH Error Correct

VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash Memory

✍ Hyojin Choi; Wei Liu; Wonyong Sung 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 568 KB

A MPCN-Based Parallel Architecture in BC

A MPCN-Based Parallel Architecture in BCH Decoders for nand Flash Memory Devices

✍ Lin, Yi-Min ;Yang, Chi-Heng ;Hsu, Chih-Hsiang ;Chang, Hsie-Chia ;Lee, Chen-Yi 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 430 KB

Trades-off between lithography line edge

Trades-off between lithography line edge roughness and error-correcting codes requirements for NAND Flash memories

✍ Pavel Poliakov; Pieter Blomme; Alessandro Vaglio Pret; Miguel Miranda Corbalan; 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 732 KB