๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

BENoC: A Bus-Enhanced Network on-Chip for a Power Efficient CMP

โœ Scribed by Walter, I.; Cidon, I.; Kolodny, A.


Book ID
114572061
Publisher
IEEE
Year
2008
Tongue
English
Weight
138 KB
Volume
7
Category
Article
ISSN
1556-6056

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


A high level power model for Network-on-
โœ Seung Eun Lee; Nader Bagherzadeh ๐Ÿ“‚ Article ๐Ÿ“… 2009 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 572 KB

This paper presents a high level power estimation methodology for a Network-on-Chip (NoC) router, that is capable of providing cycle accurate power profile to enable power exploration at system level. Our power macro model is based on the number of flits passing through a router as the unit of abstr

The psi-cube: a bus-based cube-type clus
โœ Masaru Takesue ๐Ÿ“‚ Article ๐Ÿ“… 2006 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 401 KB

This paper proposes a bus-based cube-type network, called psi-cube, that alleviates the two problems, long wires and a limited number of I/O pins, against the on-chip systems through a small diameter and dynamic clusters, respectively. The 2 n -node psi-cube is organized on the sets of node-partitio