✦ LIBER ✦

An improved model of the interconnection delay of multichip modules

✍ Scribed by Jinmei Lai; Ke Li; Zhenghui Lin; Peizhong Huang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Three-dimensional modeling of multichip

✍ Cheung-Wei Lam; Ali, S.M.; Nuytkens, P. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 569 KB

A feasibility study for the fabrication

✍ Hopper, A.; Jones, A.; Augur, R.A.; Fice, M.J.; Blythe, S.; Ahmed, H. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 839 KB

On the experimental validation of an imp

✍ Lo Brano, Valerio; Orioli, Aldo; Ciulla, Giuseppina 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 940 KB

Modeling and reduction of crosstalk on c

✍ Rizvi, Mubashir ;LoVetri, Joe 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 907 KB

Improving the Capability of Interconnect

✍ Chen, Xiangyi ;Liu, Bosi ;Li, Chunyan 📂 Article 📅 2012 🏛 IEEE ⚖ 321 KB

Analysis of interconnection delay on ver

✍ Hasegawa, H.; Seki, S. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 738 KB