This is the authoritative reference on Digital Equipment Corporation's new 64-bit RISC Alpha architecture. Written by the designers of the internal Digital specifications, this book contains complete descriptions of the common architecture required for all implementations and the interfaces required
Alpha AXP Architecture Reference Manual
✍ Scribed by Richard L. Sites and Richard T. Witek (Auth.)
- Publisher
- Elsevier Ltd
- Year
- 1995
- Tongue
- English
- Leaves
- 788
- Category
- Library
No coin nor oath required. For personal study only.
✦ Synopsis
Alpha AXP Architecture Reference Manual
✦ Table of Contents
Content:
Digital Press Editorial Board, Page ii
Front Matter, Page iii
Copyright, Page iv
FOREWORD, Pages vii-viii
A Note on the Structure of This Book, Page ix
Preface to the First Edition, Pages xi-xiv
Preface to the Second Edition, Pages xv-xvi
Chapter 1 - Introduction (I), Pages 1-1-1-9
Chapter 2 - Basic Architecture (I), Pages 2-1-2-15
Chapter 3 - Instruction Formats (I), Pages 3-1-3-13
Chapter 4 - Instruction Descriptions (I), Pages 4-1-4-129
Chapter 5 - System Architecture and Programming Implications (I), Pages 5-1-5-27
Chapter 6 - Common PALcode Architecture (I), Pages 6-1-6-9
Chapter 7 - Console Subsystem Overview (I), Page 7-1
Chapter 8 - Input/Output Overview (I), Page 8-1
Specific Operating System PALcode Architecture (II), Page 9-1
Chapter 1 - Introduction to OpenVMS AXP (II–A), Page 1-1
Chapter 2 - OpenVMS AXP PALcode Instruction Descriptions (II–A), Pages 2-1-2-95
Chapter 3 - OpenVMS AXP Memory Management (II–A), Pages 3-1-3-13
Chapter 4 - OpenVMS AXP Process Structure (II–A), Pages 4-1-4-5
Chapter 5 - OpenVMS AXP Internal Processor Registers (II–A), Pages 5-1-5-31
Chapter 6 - OpenVMS AXP Exceptions, Interrupts, and Machine Checks (II–A), Pages 6-1-6-39
Chapter 1 - Introduction to DEC OSF/1 (II–B), Pages 1-1-1-5
Chapter 2 - DEC OSF/1 PALcode Instruction Descriptions (II–B), Pages 2-1-2-33
Chapter 3 - DEC OSF/1 Memory Management (II–B), Pages 3-1-3-10
Chapter 4 - DEC OSF/1 Process Structure (II–B), Pages 4-1-4-3
Chapter 5 - DEC OSF/1 Exceptions and Interrupts (II–B), Pages 5-1-5-9
Chapter 1 - Introduction to Windows NT AXP Software (II–C), Pages 1-1-1-4
Chapter 2 - Processor, Process, and Thread Structures and Registers (II–C), Pages 2-1-2-9
Chapter 3 - Memory Management (II–C), Pages 3-1-3-7
Chapter 4 - Exceptions, Interrupts, and Machine Checks (II–C), Pages 4-1-4-20
Chapter 5 - Windows NT AXP PALcode Instruction Descriptions (II–C), Pages 5-1-5-50
Chapter 6 - Initialization and Firmware Transitions (II–C), Pages 6-1-6-6
Chapter 1 - Console Subsystem Overview (III), Pages 1-1-1-5
Chapter 2 - Console Interface to Operating System Software (III), Pages 2-1-2-74
Chapter 3 - System Bootstrapping (III), Pages 3-1-3-47
Appendix A - Software Considerations, Pages A-1-A-18
Appendix B - IEEE Floating-Point Conformance, Pages B-1-B-12
Appendix C - Instruction Summary, Pages C-1-C-25
Appendix D - Waivers and Implementation-Dependent Functionality, Pages D-1-D-18
Index, Pages Index-1-Index-32
📜 SIMILAR VOLUMES
This is the authoritative reference guide to the ARM RISC architecture. Produced by the architects that are actively working on the ARM specification, the book contains detailed information about all versions of the ARM and Thumb instruction sets, the memory management and cache functions, as well a
Produced by the architects that are actively working on the ARM specification, this book contains detailed information about all versions of the ARM and ThumbTM instruction sets, the memory management and cache functions, and optimized code examples. Both an architectural overview and programmer's m
The IA-32 Intel® Architecture Optimization Reference Manual describes how to optimize software to take advantage of the performance characteristics of the current generation of IA-32 Intel architecture family of processors. The optimizations described in this manual apply to IA-32 processors based o
Intel® 64 and IA-32 architectures optimization reference manual provides information on Intel® Core™ processors, NetBurst microarchitecture, and other recent Intel® microarchitectures. It describes code optimization techniques to enable you to tune your application for highly optimized results when