๐”– Scriptorium
โœฆ   LIBER   โœฆ

๐Ÿ“

Alpha Architecture Reference Manual

โœ Scribed by Alpha Architecture Committee (Auth.)


Publisher
Elsevier Inc, Digital Press
Year
1992
Tongue
English
Leaves
495
Series
HP Technologies
Category
Library

โฌ‡  Acquire This Volume

No coin nor oath required. For personal study only.

โœฆ Synopsis


This is the authoritative reference on Digital Equipment Corporation's new 64-bit RISC Alpha architecture. Written by the designers of the internal Digital specifications, this book contains complete descriptions of the common architecture required for all implementations and the interfaces required to support the OSF/1 and OpenVMS operating systems.

โœฆ Table of Contents


Content:
Front Matter, Page iii
Copyright, Page iv
Foreword, Pages vii-viii
Preface, Pages ix-xii
A Note on the Structure of This Book, Page xiii
Introduction to Common Architecture, Page i
Chapter 1 - Introduction (I), Pages 1-1-1-9
Chapter 2 - Basic Architecture (I), Pages 2-1-2-13
Chapter 3 - Instruction Formats (I), Pages 3-1-3-13
Chapter 4 - Instruction Descriptions (I), Pages 4-1-4-122
Chapter 5 - System Architecture and Programming Implications (I), Pages 5-1-5-21
Chapter 6 - Common PALcode Architecture (I), Pages 6-1-6-7
Chapter 7 - Console Subsystem Overview (I), Page 7-1
Chapter 8 - Input/Output (I), Pages 8-1-8-13
Introduction to OpenVMS Alpha Software, Page i
Chapter 1 - Introduction to OpenVMS Alpha (II), Page 1-1
Chapter 2 - OpenVMS PALcode Instruction Descriptions (II), Pages 2-1-2-92
Chapter 3 - OpenVMS Memory Management (II), Pages 3-1-3-14
Chapter 4 - OpenVMS Process Structure (II), Pages 4-1-4-4
Chapter 5 - OpenVMS Internal Processor Registers (II), Pages 5-1-5-31
Chapter 6 - OpenVMS Exceptions, Interrupts, and Machine Checks (II), Pages 6-1-6-37
Introduction to DEC OSF/1 Alpha Software, Page i
Chapter 1 - Introduction to DEC OSF/1 Alpha (III), Pages 1-1-1-4
Chapter 2 - OSF/1 PALcode Instruction Descriptions (III), Pages 2-1-2-25
Chapter 3 - OSF/1 Memory Management (III), Pages 3-1-3-10
Chapter 4 - OSF/1 Process Structure (III), Pages 4-1-4-2
Chapter 5 - OSF/1 Exceptions and Interrupts (III), Pages 5-1-5-8
Appendix A - Software Considerations, Pages A-1,A-2,A-3,A-4,A-5,A-6,A-7,A-8,A-9,A-10,A-11,A-12,A-13,A-14,A-15,A-16,A-17
Appendix B - IEEE Floating-Point Conformance, Pages B-1,B-2,B-3,B-4,B-5,B-6,B-7,B-8,B-9,B-10
Appendix C - Instruction Encodings, Pages C-1,C-2,C-3,C-4,C-5,C-6,C-7,C-8,C-9,C-10
Index, Pages index-1,index-2,index-3,index-4,index-5,index-6,index-7,index-8,index-9,index-10,index-11,index-12,index-13,index-14,index-15,index-16,index-17,index-18,index-19


๐Ÿ“œ SIMILAR VOLUMES


Alpha AXP Architecture Reference Manual
โœ Richard L. Sites and Richard T. Witek (Auth.) ๐Ÿ“‚ Library ๐Ÿ“… 1995 ๐Ÿ› Elsevier Ltd ๐ŸŒ English

Alpha AXP Architecture Reference Manual

ARM Architecture Reference Manual
โœ David Seal ๐Ÿ“‚ Library ๐Ÿ“… 2001 ๐Ÿ› Addison-Wesley Professional ๐ŸŒ English

This is the authoritative reference guide to the ARM RISC architecture. Produced by the architects that are actively working on the ARM specification, the book contains detailed information about all versions of the ARM and Thumb instruction sets, the memory management and cache functions, as well a

ARM Architecture Reference Manual (2nd E
โœ David Seal ๐Ÿ“‚ Library ๐Ÿ“… 2001 ๐Ÿ› Addison-Wesley Professional ๐ŸŒ English

Produced by the architects that are actively working on the ARM specification, this book contains detailed information about all versions of the ARM and ThumbTM instruction sets, the memory management and cache functions, and optimized code examples. Both an architectural overview and programmer's m

IA-32 Intelยฎ Architecture Optimization R
โœ Intel Corporation ๐Ÿ“‚ Library ๐Ÿ“… 2004 ๐ŸŒ English

The IA-32 Intelยฎ Architecture Optimization Reference Manual describes how to optimize software to take advantage of the performance characteristics of the current generation of IA-32 Intel architecture family of processors. The optimizations described in this manual apply to IA-32 processors based o

Intelยฎ 64 and IA-32 Architectures Optimi
โœ coll. ๐Ÿ“‚ Library ๐Ÿ“… 2016 ๐Ÿ› Intel Corporation ๐ŸŒ English

Intelยฎ 64 and IA-32 architectures optimization reference manual provides information on Intelยฎ Coreโ„ข processors, NetBurst microarchitecture, and other recent Intelยฎ microarchitectures. It describes code optimization techniques to enable you to tune your application for highly optimized results when