๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Adaptive codebook encoding for low-power chip interface

โœ Scribed by Satoshi Komatsu; Makoto Ikeda; Kunihiro Asada

Publisher
John Wiley and Sons
Year
2000
Tongue
English
Weight
275 KB
Volume
83
Category
Article
ISSN
8756-663X

No coin nor oath required. For personal study only.

โœฆ Synopsis

This paper proposes a method of adaptive codebook encoding to reduce the power dissipation of the chip interface of integrated circuits. To reduce the signal-transition frequency, the minimum signal is transmitted, taking the difference of the input data code and the code in the codebook. The proposed adaptive codebook encoding has been successfully applied to random data and partial data in computer simulations. Prototype chips for the encode/decode circuit have been made, and their power dissipation has been examined.

๐Ÿ“œ SIMILAR VOLUMES

Size-configurable 200-MHz low-power SRAM
Size-configurable 200-MHz low-power SRAM macrocells for MPEG2 video-encoding LSIs: Performance enhancement with embedded registers
โœ Nobutaro Shibata; Hiroki Morimura ๐Ÿ“‚ Article ๐Ÿ“… 1999 ๐Ÿ› John Wiley and Sons ๐ŸŒ English โš– 1001 KB

High-performance SRAM macrocells used in the MPEG2 video-encoding LSI chip sets are described. In designing 13 kinds of SRAMs with different sizes, sizeconfigurable memory architecture is employed to shorten design turnaround time. Input and output registers are embedded in the SRAMs for reducing ou