๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

[ACM Press the 2007 international symposium - Portland, OR, USA (2007.08.27-2007.08.29)] Proceedings of the 2007 international symposium on Low power electronics and design - ISLPED '07 - Analysis of dynamic voltage/frequency scaling in chip-multiprocessors

โœ Scribed by Herbert, Sebastian; Marculescu, Diana

Book ID
120230738
Publisher
ACM Press
Year
2007
Weight
338 KB
Category
Article
ISBN
1595937099

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

[ACM Press the 2007 international sympos
[ACM Press the 2007 international symposium - Portland, OR, USA (2007.08.27-2007.08.29)] Proceedings of the 2007 international symposium on Low power electronics and design - ISLPED '07 - Analysis of dynamic voltage/frequency scaling in chip-multiprocessors
โœ Herbert, Sebastian; Marculescu, Diana ๐Ÿ“‚ Article ๐Ÿ“… 2007 ๐Ÿ› ACM Press โš– 338 KB

Fine-grained dynamic voltage/frequency scaling (DVFS) demonstrates great promise for improving the energy-efficiency of chip-multiprocessors (CMPs), which have emerged as a popular way for designers to exploit growing transistor budgets. We examine the tradeoffs involved in the choice of both DVFS c

[ACM Press the 2007 international sympos
[ACM Press the 2007 international symposium - Portland, OR, USA (2007.08.27-2007.08.29)] Proceedings of the 2007 international symposium on Low power electronics and design - ISLPED '07 - Dynamic voltage frequency scaling for multi-tasking systems using online learning
โœ Dhiman, Gaurav; Rosing, Tajana Simunic ๐Ÿ“‚ Article ๐Ÿ“… 2007 ๐Ÿ› ACM Press โš– 274 KB

This paper presents an extremely lightweight dynamic voltage and frequency scaling technique targeted towards modern multi-tasking systems. The technique utilizes processors runtime statistics and an online learning algorithm to estimate the best suited voltage and frequency setting at any given poi

[ACM Press the 2007 international sympos
[ACM Press the 2007 international symposium - Portland, OR, USA (2007.08.27-2007.08.29)] Proceedings of the 2007 international symposium on Low power electronics and design - ISLPED '07 - Variable-latency adder (VL-adder)
โœ Chen, Yiran; Li, Hai; Li, Jing; Koh, Cheng-Kok ๐Ÿ“‚ Article ๐Ÿ“… 2007 ๐Ÿ› ACM Press โš– 318 KB

Negative bias temperature instability (NBTI) has become a dominant reliability concern for nanoscale PMOS transistors. In this paper, we propose variable-latency adder (VL-adder) technique for NBTI tolerance. By detecting the circuit failure on-the-fly, the proposed VL-adder can automatically shift