[ACM Press the 2005 conference - Shanghai, China (2005.01.18-2005.01.21)] Proceedings of the 2005 conference on Asia South Pacific design automation - ASP-DAC '05 - Fast PLL simulation using nonlinear VCO macromodels for accurate prediction of jitter and cycle-slipping due to loop non-idealities and supply noise
โ Scribed by Lai, Xiaolue; Wan, Yayun; Roychowdhury, Jaijeet
- Book ID
- 121848176
- Publisher
- ACM Press
- Year
- 2005
- Tongue
- English
- Weight
- 619 KB
- Category
- Article
- ISBN-13
- 9780780387379
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
Power gating is a circuit technique that enables high performance and low power operation. One of the challenges in power gating is sizing the sleep transistor which is used to gate the power supply. This paper presents a new methodology based on timing criticality and temporal currents to size the
This paper presents a new digit-serial systolic multiplier over GF (2 m ) for cryptographic applications. When input data come in continuously, the proposed array produces multiplication results at a rate of one every m/D + 2 clock cycles, where D is the selected digit size. Since the inner structur