✦ LIBER ✦

A yield improvement technique for IC layout using local design rules

✍ Scribed by Allan, G.A.; Walton, A.J.; Holwill, R.J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The local checking of design rules for I

📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 126 KB

A USEFUL TECHNIQUE FOR IMPROVING THE DIA

✍ R. W. LAING; C. M. L. SMITH 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 68 KB

Localization and characterization of lat

✍ P. Fouillat; Y. Danto; J. P. Dom 📂 Article 📅 1993 🏛 John Wiley and Sons 🌐 English ⚖ 449 KB

Design and analysis for a miniature CMOS

✍ Mei-Chao Yeh; Zuo-Min Tsai; Ren-Chieh Liu; Lin, K.-Y.; Ying-Tang Chang; Huei Wan 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 784 KB

Improving accuracy and reducing errors i

✍ Adrian Nowitzke; Martin Wood; Ken Cooney 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 869 KB

9436675 A study of optimization techniqu

✍ Tsuzuki, T 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 127 KB