✦ LIBER ✦

A VLSI systolic adder for digital filtering of delta-modulated signals

✍ Scribed by Roncella, R.; Saletti, R.

Book ID: 117865401
Publisher: IEEE
Year: 1989
Weight: 641 KB
Volume: 37
Category: Article
ISSN: 0096-3518
DOI: 10.1109/29.17566

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

VLSI systolic multiplier and adder for d

VLSI systolic multiplier and adder for digital signal processing

✍ Shin-Wen Lee; Wen-Shing Hsu 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 471 KB

Fir digital filters for signals in delta

Fir digital filters for signals in delta-modulated form

✍ Rubio, A.J.; DurÃ¡n Garcia, J.J. 📂 Article 📅 1982 🏛 The Institution of Electrical Engineers ⚖ 417 KB

A slope adaptive delta modulator for VLS

A slope adaptive delta modulator for VLSI signal processing systems

✍ Giancarlo, C.; Sodini, C. 📂 Article 📅 1986 🏛 IEEE ⚖ 913 KB

A VLSI synthesis tool for complementary

A VLSI synthesis tool for complementary output delta modulation FIR filters

✍ S.L. Horianopoulos; D.E. Metafas; C.E. Goutis; T. Deliyannis 📂 Article 📅 1992 🏛 Elsevier Science ⚖ 191 KB

A new VLSI architecture for interleaved

A new VLSI architecture for interleaved filtering of sampled signals

✍ Nie, X.; Pitscheider, M.; Mehrgardt, S. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 342 KB

Digital filter design with state space m

Digital filter design with state space method for 1-bit signal processing based on delta-sigma modulation

✍ Yuji Ito; Shinji Doki; Sigeru Okuma 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 439 KB

## Abstract One‐bit signal processing based on delta‐sigma modulation has been studied for hardware implementation of signal processing systems. In the 1‐bit signal processing, finite word‐length problems such as overflow and coefficient quantization error occur. To solve the problems, a new design