✦ LIBER ✦

A new VLSI architecture for interleaved filtering of sampled signals

✍ Scribed by Nie, X.; Pitscheider, M.; Mehrgardt, S.

Book ID: 117871322
Publisher: IEEE
Year: 1998
Tongue: English
Weight: 342 KB
Volume: 44
Category: Article
ISSN: 0098-3063
DOI: 10.1109/30.713215

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A parallel VLSI architecture of Kalman-f

A parallel VLSI architecture of Kalman-filter-based algorithms for signal reconstruction

✍ Daniel Massicotte 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 288 KB

The problem of improving the performance of the implementation in VLSI technology of Kalman-based algorithms for signal reconstruction in real time is discussed. A parallel approach is proposed to develop a systolic architecture expressly for this speci"c application. We show that the autoregressive

A VLSI systolic adder for digital filter

A VLSI systolic adder for digital filtering of delta-modulated signals

✍ Roncella, R.; Saletti, R. 📂 Article 📅 1989 🏛 IEEE ⚖ 641 KB

Automatic design of a parallel/pipelined

Automatic design of a parallel/pipelined VLSI architecture for signal processing

✍ Yutaka Yokoyama; Yoshikazu Miyanaga; Koji Tochinai 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 726 KB

Design of adaptive filters for a class o

Design of adaptive filters for a class of non-uniformly sampled signals

✍ V.Hari Krishna; D.C. Reddy 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 430 KB

Digital spectra of nonuniformly sampled

Digital spectra of nonuniformly sampled signals: a robust sampling time offset estimation algorithm for ultra high-speed waveform digitizers using interleaving

✍ Jenq, Y.-C. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 341 KB

An example of a new VLSI design style ba

An example of a new VLSI design style based on systolic macrocells: A high-speed single-chip transversal filter for signal processing applications

✍ Roncella, Roberto ;Saletti, Roberto ;Terreni, Pierangelo 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 393 KB