Low-power and high-speed VLSI architectu
โ
Xuguang Lan; Nanning Zheng; Yuehu Liu
๐
Article
๐
2005
๐
IEEE
๐
English
โ 434 KB