✦ LIBER ✦

A virtual memory architecture for real-time ray tracing hardware

✍ Scribed by Jörg Schmittler; Alexander Leidinger; Philipp Slusallek

Book ID: 114109602
Publisher: Elsevier Science
Year: 2003
Tongue: English
Weight: 262 KB
Volume: 27
Category: Article
ISSN: 0097-8493
DOI: 10.1016/s0097-8493(03)00142-0

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

TRaX: A Multicore Hardware Architecture

TRaX: A Multicore Hardware Architecture for Real-Time Ray Tracing

✍ Spjut, J.; Kensler, A.; Kopta, D.; Brunvand, E. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 819 KB

FAIR: a hardware architecture for real-t

FAIR: a hardware architecture for real-time 3-D image registration

✍ Castro-Pareja, C.R.; Jagadeesh, J.M.; Shekhar, R. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 406 KB

Integration of a hardware module for tra

Integration of a hardware module for tracing local variables in real-time software

✍ Erik Rijks; Jan Vermeesch; Marnix Goossens; Jacques Tiberghien 📂 Article 📅 1987 🏛 Elsevier Science ⚖ 424 KB

A dedicated hardware architecture for re

A dedicated hardware architecture for real-time auto-focusing using an FPGA

✍ Seunghun Jin; Junguk Cho; Key Ho Kwon; Jae Wook Jeon 📂 Article 📅 2009 🏛 Springer-Verlag 🌐 English ⚖ 944 KB

A memory efficient array architecture fo

A memory efficient array architecture for real-time motion estimation

✍ Vasily G. Moshnyaga; Naoto Watanabe; Keikichi Tamaru 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 925 KB

A new two dimensional array architecture for realtime video picture motion estimation is presented. Due to incorporated concepts of video memory distribution and sharing, the architecture ensures feasible solutions for the HDTV picture format with half the memory requirement. It features minimal I/O

A Parallel Hardware Architecture for Rea

A Parallel Hardware Architecture for Real-Time Object Detection with Support Vector Machines

✍ Kyrkou, C.; Theocharides, T. 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 803 KB