✦ LIBER ✦

A video digital signal processor with a vector-pipeline architecture

✍ Scribed by Aono, K.; Toyokura, M.; Araki, T.; Ohtani, A.; Kodama, H.; Okamoto, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 300-MPOS video signal processor with a

✍ Minami, T.; Kasai, R.; Yamauchi, H.; Tashiro, Y.; Takahashi, J.; Date, S. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 750 KB

A multiple-access pipeline architecture

✍ McKinney, B.C.; El Guibaly, F. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 825 KB

Electro-optic systolic processor with a

✍ Goedgebuer, Jean-Pierre; Butterlin, Nadia; Porte, Henri 📂 Article 📅 1995 🏛 Optical Society of America 🌐 English ⚖ 283 KB

A video DSP with a macroblock-level-pipe

✍ Toyokura, M.; Kodama, H.; Miyagoshi, E.; Okamoto, K.; Gion, M.; Minemaru, T.; Oh 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 662 KB

Second generation video format conversio

✍ Wittebrood, R.B.; De Haan, G. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 834 KB

A 0.8 μm CMOS digital signal processor f

✍ Ohtsubo, H.; Nishizawa, A.; Kinugasa, T.; Noda, M.; Masuda, M. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 433 KB