✦ LIBER ✦

A use of sigma-delta modulation in power digital-to-analogue conversion

✍ Scribed by Magrath, Anthony J.; Sandler, Mark B.

Publisher: John Wiley and Sons
Year: 1997
Tongue: English
Weight: 201 KB
Volume: 25
Category: Article
ISSN: 0098-9886
DOI: 10.1002/(sici)1097-007x(199709/10)25:5<439::aid-cta983>3.0.co;2-x

No coin nor oath required. For personal study only.

✦ Synopsis

Power digital-to-analogue (D-A) converters have applications in digital audio, portable equipment and industrial control systems. This paper discusses the use of sigma-delta modulation as the primary processing block in power D-A systems. The focus is on the pulse repetition frequency (PRF) of the one-bit output and its suitability for power switching. It is shown that in order to preserve high power e ciency and tolerance to a non-ideal output stage, the PRF of the output may be reduced and made constant by the use of a technique termed bit ipping. The performance of di erent bit ipping algorithms is discussed which aim to regulate the PRF whilst maintaining the stability of the modulation process. Results are presented which compare the performance of the di erent systems under the conditions of an ideal and a non-ideal output stage. ?

📜 SIMILAR VOLUMES

Use of a sigma-delta analog-to-digital c

Use of a sigma-delta analog-to-digital converter in multichannel electrocardiographs

✍ S. F. Kurikov; D. A. Prilutskii; S. V. Selishchev 📂 Article 📅 1997 🏛 Springer US 🌐 English ⚖ 316 KB

A digital real-time simulation model of

A digital real-time simulation model of a power supply operating in normal or fault state by using multiple modules

✍ Z. Feng; N. Liu; R. Unbehauen 📂 Article 📅 2002 🏛 Springer 🌐 English ⚖ 136 KB

A real-time digital simulation model of

A real-time digital simulation model of the electromagnetic transients in power transmission systems by parallel processing using multiple modules

✍ Z. Feng; X. Liao; R. Unbehauen 📂 Article 📅 1998 🏛 Springer 🌐 English ⚖ 566 KB

Using CAD tools for shortening the desig

Using CAD tools for shortening the design cycle of high-performance sigma–delta modulators: A 16·4 bit, 9·6 kHz, 1·71 mW ΣΔM in CMOS 0·7 μm technology

✍ Medeiro, Fernando; Pérez-Verdú, Belén; De La Rosa, José M.; Rodríguez-Vázquez, Á 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 375 KB 👁 1 views

This paper uses a CAD methodology proposed by the authors to design a low-power second-order M. This modulator has been fabricated in a 0•7 m CMOS technology to be used as the front-end of an energy-metering mixed-signal ASIC and features 16•4 bit at a digital output rate of 9•6 kHz with a power con