𝔖 Bobbio Scriptorium

✦ LIBER ✦

A Three-Level Parallel High-Speed Low-Power Architecture for EBCOT of JPEG 2000

✍ Scribed by Li, Y.; Bayoumi, M.

Book ID: 121357810
Publisher: IEEE
Year: 2006
Tongue: English
Weight: 718 KB
Volume: 16
Category: Article
ISSN: 1051-8215
DOI: 10.1109/TCSVT.2006.881864

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE 2004 International Symposium on In

[IEEE 2004 International Symposium on Intelligent Multimedia, Video and Speech Processing, 2004. - Hong Kong, China (Oct. 20-22, 2004)] Proceedings of 2004 International Symposium on Intelligent Multimedia, Video and Speech Processing, 2004. - A cycle-efficient sample-parallel EBCOT architecture for JPEG2000 encoder

✍ Zhao Xing, ; Yang Ye, ; Qin Xing, ; Wu Tao, ; Shen Hai-Bin, 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 621 KB

[IEE 8th International Conference on Pow

[IEE 8th International Conference on Power Electronics and Variable Speed Drives - London, UK (18-19 Sept. 2000)] 8th International Conference on Power Electronics and Variable Speed Drives - A survey of control methods for three-phase inverters in parallel connection

✍ Prodanovic, M. 📂 Article 📅 2000 🏛 IEE ⚖ 598 KB

[IEEE 2007 IEEE International Conference

[IEEE 2007 IEEE International Conference on Integration Technology - Shenzhen, China (2007.03.20-2007.03.24)] 2007 IEEE International Conference on Integration Technology - Design of A Low-power, High Speed Op-amp for 10bit 300Msps Parallel Pipeline ADCs

✍ Zhang, Sidong; Lu Huang, ; Lin, Beiyuan 📂 Article 📅 2007 🏛 IEEE ⚖ 168 KB

[IEEE 2010 IEEE International Symposium

[IEEE 2010 IEEE International Symposium on Circuits and Systems - ISCAS 2010 - Paris, France (2010.05.30-2010.06.2)] Proceedings of 2010 IEEE International Symposium on Circuits and Systems - A novel high-speed and low-power negative voltage level shifter for low voltage applications

✍ Liu, Peijun; Wang, Xueqiang; Wu, Dong; Zhang, Zhigang; Pan, Liyang 📂 Article 📅 2010 🏛 IEEE ⚖ 489 KB

[IEEE 2012 International Conference on C

[IEEE 2012 International Conference on Computing, Communication and Applications (ICCCA) - Dindigul, Tamilnadu, India (2012.02.22-2012.02.24)] 2012 International Conference on Computing, Communication and Applications - Design of 64-bit low power parallel prefix VLSI adder for high speed arithmetic circuits

✍ Nehru, K.; Shanmugam, A.; Vadivel, S. 📂 Article 📅 2012 🏛 IEEE ⚖ 837 KB

[IEEE 2011 IEEE Computer Society Annual

[IEEE 2011 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) - Chennai, India (2011.07.4-2011.07.6)] 2011 IEEE Computer Society Annual Symposium on VLSI - Design of a Low Power, High Speed Complementary Input Folded Regulated Cascode OTA for a Parallel Pipeline ADC

✍ Hati, Manas Kumar; Bhattacharyya, Tarun K. 📂 Article 📅 2011 🏛 IEEE ⚖ 400 KB