✦ LIBER ✦

A test generation strategy for pairwise testing

✍ Scribed by Kuo-Chung Tai; Yu Lei

Book ID: 117872504
Publisher: IEEE
Year: 2002
Tongue: English
Weight: 96 KB
Volume: 28
Category: Article
ISSN: 0098-5589
DOI: 10.1109/32.979992

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Ring Architecture Strategy for BIST Te

A Ring Architecture Strategy for BIST Test Pattern Generation

✍ C. Fagot; O. Gascuel; P. Girard; C. Landrault 📂 Article 📅 2003 🏛 Springer US 🌐 English ⚖ 95 KB

Optimization of test strategies: a gener

Optimization of test strategies: a general approach

✍ S. Uryas'ev; H. Vallerga 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 812 KB

Generic questioning strategies for linki

Generic questioning strategies for linking teaching and testing

✍ Thomas M. Haladyna 📂 Article 📅 1991 🏛 Springer US 🌐 English ⚖ 729 KB

Strategies for scalable symbolic executi

Strategies for scalable symbolic execution-driven test generation for programs

✍ Saparya Krishnamoorthy; Michael S. Hsiao; Loganathan Lingappan 📂 Article 📅 2011 🏛 Science in China Press (SCP) 🌐 English ⚖ 454 KB

A reflexive testing strategy for autoant

A reflexive testing strategy for autoantibodies

✍ Michelle N. Fiordalisi; John L. Schmitz; Karla S. Gertis; James D. Folds 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 304 KB

Power-Aware Testing and Test Strategies

Power-Aware Testing and Test Strategies for Low Power Devices || Test Strategies for Gated Clock Designs

✍ Girard, Patrick; Nicolici, Nicola; Wen, Xiaoqing 📂 Article 📅 2009 🏛 Springer US 🌐 English ⚖ 676 KB

Managing the power consumption of circuits and systems is now considered one of the most important challenges for the semiconductor industry. Elaborate power management strategies, such as dynamic voltage scaling, clock gating or power gating techniques, are used today to control the power dissipati