๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

A Task-Centric Memory Model for Scalable Accelerator Architectures

โœ Scribed by Kelm, J.H.; Johnson, D.R.; Lumetta, S.S.; Patel, S.J.; Frank, M.I.


Book ID
114583240
Publisher
IEEE
Year
2010
Tongue
English
Weight
691 KB
Volume
30
Category
Article
ISSN
0272-1732

No coin nor oath required. For personal study only.


๐Ÿ“œ SIMILAR VOLUMES


A Task Duplication Based Scalable Schedu
โœ Sekhar Darbha; Dharma P. Agrawal ๐Ÿ“‚ Article ๐Ÿ“… 1997 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 466 KB

One of the major limitations of distributed memory systems (DMSs) is the high cost for interprocessor communication, which can be minimized by having an efficient task partitioning and scheduling algorithm. It is well known that scheduling the tasks of a directed acyclic graph (DAG) to obtain an opt