✦ LIBER ✦

A symmetric CMOS NOR gate for high-speed applications

✍ Scribed by Johnson, M.G.

Book ID: 119774786
Publisher: IEEE
Year: 1988
Tongue: English
Weight: 370 KB
Volume: 23
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.5949

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High speed CMOS gate arrays

✍ A. Dantec; J. Desuche 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 563 KB

CMOS Image Sensors for High Speed Applic

CMOS Image Sensors for High Speed Applications

✍ El-Desouki, Munir; Jamal Deen, M.; Fang, Qiyin; Liu, Louis; Tse, Frances; Armstr 📂 Article 📅 2009 🏛 Molecular Diversity Preservation International 🌐 English ⚖ 482 KB

CMOS PIN Phototransistors for High-Speed

CMOS PIN Phototransistors for High-Speed Photosensitive Applications

✍ P. Kostov; W. Gaberl; A. Polzer; H. Zimmermann 📂 Article 📅 2011 🏛 Elsevier 🌐 English ⚖ 418 KB

Gate-level body biasing technique for hi

Gate-level body biasing technique for high-speed sub-threshold CMOS logic gates

✍ P. Corsonello; M. Lanuzza; S. Perri 📂 Article 📅 2012 🏛 John Wiley and Sons 🌐 English ⚖ 219 KB

High-speed low-voltage CMOS line driver

High-speed low-voltage CMOS line driver for SerDes applications

✍ Rogers, M.; Hayatleh, K.; Lidgey, F.J.; Joy, A. 📂 Article 📅 2013 🏛 Taylor and Francis Group 🌐 English ⚖ 495 KB

A bootstrapped bipolar CMOS (B2CMOS) Gat

A bootstrapped bipolar CMOS (B2CMOS) Gate for low-voltage applications

✍ Embabi, S.H.K.; Bellaouar, A.; Islam, K. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 667 KB