✦ LIBER ✦

A surface-potential-based high-voltage compact LDMOS transistor model

✍ Scribed by Aarts, A.; D'Halleweyn, N.; van Langevelde, R.

Book ID: 114617787
Publisher: IEEE
Year: 2005
Tongue: English
Weight: 476 KB
Volume: 52
Category: Article
ISSN: 0018-9383
DOI: 10.1109/ted.2005.846335

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

SP-HV: A Scalable Surface-Potential-Base

SP-HV: A Scalable Surface-Potential-Based Compact Model for LDMOS Transistors

✍ Wei Yao; Gildenblat, G.; McAndrew, C.C.; Cassagnes, A. 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 436 KB

Evaluation of surface-potential-based bu

Evaluation of surface-potential-based bulk-charge compact MOS transistor model

✍ Jie, B.B.; Chih-Tang Sah 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 466 KB

A Surface-Potential-Based Compact Model

A Surface-Potential-Based Compact Model for AlGaN/GaN MODFETs

✍ Xiaoxu Cheng; Yan Wang 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 300 KB

A physically based relation between extr

A physically based relation between extracted threshold voltage and surface potential flat band voltage for MOSFET compact modeling

✍ Benson, J.; D'Halleweyn, N.V.; Redman-White, W.; Easson, C.A.; Uren, M.J.; Fayno 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 73 KB

A physically based thermal model for hig

A physically based thermal model for high-voltage thin-film SOI LDMOS in short circuit operation

✍ Roig, J. ;Flores, D. ;Urresti, J. ;Cortes, I. ;Hidalgo, S. ;Millán, J. 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 346 KB

## Abstract The heat generation process inside thin‐film silicon‐on‐insulator LDMOS structures accounting for Linear Doping Profile (LDP) or Variation on Lateral Doping (VLD) is analysed in this paper by means of numerical simulation tools and analytical modeling. A uniform heat density, mainly due

A compact LDD MOSFET I-V model based on

A compact LDD MOSFET I-V model based on nonpinned surface potential

✍ Sheng-Lyang Jang; Shau-Shen Liu; Chorng-Jye Sheu 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 467 KB