𝔖 Bobbio Scriptorium
✦   LIBER   ✦

A steady-state VDMOS transistor model

✍ Scribed by Paredes, J.; Hidalgo, S.; Berta, F.; Fernandez, J.; Rebollo, J.; Millan, J.


Book ID
114534529
Publisher
IEEE
Year
1992
Tongue
English
Weight
720 KB
Volume
39
Category
Article
ISSN
0018-9383

No coin nor oath required. For personal study only.


πŸ“œ SIMILAR VOLUMES


A three-dimensional, physically based co
✍ James Victory; Colin C. McAndrew; Rainer Thoma πŸ“‚ Article πŸ“… 1998 πŸ› Elsevier Science 🌐 English βš– 628 KB

A three-dimensional VDMOS model has been derived and implemented in SPICE. The model was developed and characterized for the square cell, rectangular grid device layout for Motorola's SmarTMOS TM technologies. The model includes physical models for RDSo. over gate voltage, temperature and cell numbe

Design of a rugged 60 V VDMOS transistor
✍ Xu, H.P.E.; Trescases, O.P.; Sun, l.-S.M.; Lee, D.; Ng, W.T.; Fukumoto, K.; Ishi πŸ“‚ Article πŸ“… 2007 πŸ› The Institution of Engineering and Technology 🌐 English βš– 643 KB