✦ LIBER ✦

A refreshable analog VLSI neural network chip with 400 neurons and 40 K synapses

✍ Scribed by Arima, Y.; Murasaki, M.; Yamada, T.; Maeda, A.; Shinohara, H.

Book ID: 119773707
Publisher: IEEE
Year: 1992
Tongue: English
Weight: 719 KB
Volume: 27
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.173115

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A reconfigurable analog VLSI neural netw

A reconfigurable analog VLSI neural network architecture with non-linear synapses

✍ Bo, G. M.; Caviglia, D. D.; Valle, M.; Stratta, R.; Trucco, E. 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 111 KB 👁 1 views

In this paper a reconfigurable analog VLSI neural network architecture is presented. The analog architecture implements a Multi-Layer Perceptron whose topology can be programmed without any modification of the off-chip connections. The architecture is scaleable and modular since it is based on a sin

A self-learning neural network chip with

A self-learning neural network chip with 125 neurons and 10 K self-organization synapses

✍ Arima, Y.; Mashiko, K.; Okada, K.; Yamada, T.; Maeda, A.; Kondoh, H.; Kayano, S. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 633 KB

A 336-neuron, 28 K-synapse, self-learnin

A 336-neuron, 28 K-synapse, self-learning neural network chip with branch-neuron-unit architecture

✍ Arima, Y.; Mashiko, K.; Okada, K.; Yamada, T.; Maeda, A.; Notani, H.; Kondoh, H. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 935 KB