✦ LIBER ✦

A prolog implementation of an instruction-level processor simulator

✍ Scribed by Ariel Pashtan

Book ID: 112210375
Publisher: John Wiley and Sons
Year: 1987
Tongue: English
Weight: 559 KB
Volume: 17
Category: Article
ISSN: 0038-0644
DOI: 10.1002/spe.4380170502

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Software implementation of floating-poin

Software implementation of floating-point arithmetic on a reduced-instruction-set processor

✍ Thomas Gross 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 801 KB

Implementation of an instructional subsy

Implementation of an instructional subsystem for a simulator-based training device on Apollo workstation

✍ G.Rama Mohana Rao 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 505 KB

An online implementation of transient st

An online implementation of transient stability in a dispatcher training simulator

✍ Vadari, S.; Demaree, K.; Hwang, D.; Miller, G.; Waldele, R. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 177 KB

Implementation of a MIMO-OFDM receiver o

Implementation of a MIMO-OFDM receiver on an application specific processor

✍ Stefan Eberli; Andreas Burg; Wolfgang Fichtner 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 510 KB

An implementation of a 16 bit processor

An implementation of a 16 bit processor using only 600 transistors

✍ M.J. Shute 📂 Article 📅 1984 🏛 Elsevier Science 🌐 English ⚖ 565 KB

Automatic generation of command level si

Automatic generation of command level simulation model of a processor from rt level description

✍ Hiroki Akaboshi; Hiroto Yasuura 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 684 KB

In designing a digital circuit with a microprocessor, there are several simulation levels. Using a logic synthesis tool and a layout synthesis tool, a lower-level simulation model can be generated from a design RT level described in HDLs. There is trade-off between accuracy and speed of simulations.