✦ LIBER ✦

A programmable BIST core for embedded DRAM

✍ Scribed by Chih-Tsun Huang, ; Jing-Reng Huang, ; Chi-Feng Wu, ; Cheng-Wen Wu, ; Tsin-Yuan Chang,

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Low-Cost At-Speed BIST Architecture fo

✍ M.H. Tehranipour; S.M. Fakhraie; Z. Navabi; M.R. Movahedin 📂 Article 📅 2004 🏛 Springer US 🌐 English ⚖ 196 KB

Embedded software-based self-test for pr

✍ Krstic, A.; Wei-Cheng Lai, ; Kwang-Ting Cheng, ; Chen, L.; Dey, S. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 321 KB

Design considerations for soft embedded

✍ Wilton, S.J.E.; Kafafi, N.; Wu, J.C.H.; Bozman, K.A.; Aken'Ova, V.O.; Saleh, R. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 958 KB

Test set embedding for deterministic BIS

✍ Lei Li; Chakrabarty, K. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 891 KB

On-wafer BIST of a 200-Gb/s failed-bit s

✍ Tanoi, S.; Tokunaga, Y.; Tanabe, T.; Takahashi, K.; Okada, A.; Itoh, M.; Nagatom 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 290 KB

A divided/shared bit-line sensing scheme

✍ Hidaka, H.; Matsuda, Y.; Fujishama, K. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 613 KB