✦ LIBER ✦

A Pipelined FFT Architecture for Real-Valued Signals

✍ Scribed by Garrido, M. ;Parhi, K.K. ;Grajal, J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An In-Place FFT Architecture for Real-Va

✍ Ayinala, Manohar; Lao, Yingjie; Parhi, Keshab K. 📂 Article 📅 2013 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 855 KB

A VLSI architecture for pipeline fft pro

✍ Yukio Takahashi; Satoshi Sekine 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 813 KB

A pipelined architecture for normal I/O

✍ Xue Liu; Feng Yu; Ze-ke Wang 📂 Article 📅 2011 🏛 SP Zhejiang University Press 🌐 English ⚖ 523 KB

Radix-2 FFT-pipeline architecture with r

✍ Storn, R. 📂 Article 📅 1994 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 395 KB

VLSI configurable delay commutator for a

✍ Garcia, J.; Michell, J.A.; Buron, A.M. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 672 KB

A prime factor FFT algorithm with real v

✍ Kumaresan, R.; Gupta, P.K. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 264 KB