✦ LIBER ✦

A novel scheme to improve fault-tolerant capabilities of multistage interconnection networks

✍ Scribed by Imad Mahgoub; Chien-Jen Huang

Book ID: 110385042
Publisher: Springer US
Year: 1998
Tongue: English
Weight: 269 KB
Volume: 10
Category: Article
ISSN: 1018-4864
DOI: 10.1023/a:1019102613662

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Adaptive message routing in a class of f

Adaptive message routing in a class of fault-tolerant multistage interconnection networks

✍ Yingquan Zhou; Yinghua Min 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 792 KB

A novel learning algorithm which improve

A novel learning algorithm which improves the partial fault tolerance of multilayer neural networks

✍ Salvatore Cavalieri; Orazio Mirabella 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 494 KB

The paper deals with the problem of fault tolerance in a multilayer perceptron network. Although it already possesses a reasonable fault tolerance capability, it may be insufficient in particularly critical applications. Studies carried out by the authors have shown that the traditional backpropagat

Design of a novel fault-tolerant voter c

Design of a novel fault-tolerant voter circuit for TMR implementation to improve reliability in digital circuits

✍ R.V. Kshirsagar; R.M. Patrikar 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 386 KB

Due to the shrinking of feature size and significant reduction in noise margins, nanoscale circuits have become more susceptible to manufacturing defects, interference from radiation and noise-related transient faults. Many of these faults are not permanent in nature but their occurrence can result

A Time-Aware Fault Tolerance Scheme to I

A Time-Aware Fault Tolerance Scheme to Improve Reliability of Multilevel Phase-Change Memory in the Presence of Significant Resistance Drift

✍ Xu, Wei; Zhang, Tong 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 896 KB

[IEEE Comput. Soc. Press 1993 IEEE Inter

[IEEE Comput. Soc. Press 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems - Venice, Italy (27-29 Oct. 1993)] Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems - A defect-tolerant design for WSI interconnection networks and its application to hypercube

✍ Ito, H. 📂 Article 📅 1993 🏛 IEEE Comput. Soc. Press ⚖ 401 KB

[IEEE 2011 IEEE International Symposium

[IEEE 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) - Vancouver, BC, Canada (2011.10.3-2011.10.5)] 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems - A Unified Error Control Coding Scheme to Enhance the Reliability of a Hybrid Wireless Network-on-Chip

✍ Ganguly, Amlan; Pande, Partha; Belzer, Benjamin; Nojeh, Alireza 📂 Article 📅 2011 🏛 IEEE ⚖ 870 KB