✦ LIBER ✦

A new RISC processor architecture for MPEG-2 decoding

✍ Scribed by Yamada, K.; Kojima, M.; Shimizu, T.; Sato, F.; Mizuno, T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Single chip dual-issue risc processor fo

✍ Edgar Holmann; Toyohiko Yoshida; Akira Yamada; Shin-Ichi Uramoto 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 86 KB

A real-time digital VCR encode/decode an

✍ Mohri, A.; Yamada, A.; Yoshida, Y.; Sato, H.; Takata, H.; Nakakimura, K.; Hashiz 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 322 KB

Software optimization of the MPEG-audio

✍ Keun-Sup Lee; Young Cheol Park; Dae Hee Youn 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 542 KB

Architecture design of a RISC-processor

✍ Peter Deussen; Wolfgang Rosenstiel; Klaus Erik Schaufer; Jörg Wedeck 📂 Article 📅 1989 🏛 Elsevier Science ⚖ 596 KB

Regulated complexity scalable MPEG-2 vid

✍ Yingwei Chen; Zhun Zhong; Tse-Hua Lan; Peng, S.; van Zon, K. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 347 KB

A VLSI Architecture and the FPGA Prototy

✍ Kinsman, A.B.; Nicolici, N. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 174 KB