✦ LIBER ✦

A new floating resistor for CMOS technology

✍ Scribed by Singh, S.P.; Hansom, J.V.; Vlach, J.

Book ID: 114559835
Publisher: IEEE
Year: 1989
Weight: 307 KB
Volume: 36
Category: Article
ISSN: 0098-4094
DOI: 10.1109/31.34667

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

New high-value floating controlled resis

New high-value floating controlled resistor in CMOS technology

✍ Zouaoui-Abouda, H.; Fabre, A. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 130 KB

A CMOS floating resistor

✍ G. Wilson; P.K. Chan 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 201 KB

On-die termination resistors with analog

On-die termination resistors with analog impedance control for standard CMOS technology

✍ Yongping Fan; Smith, J.E. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 328 KB

A voltage-controlled resistor in CMOS te

A voltage-controlled resistor in CMOS technology using bisection of the voltage range

✍ Tadic, N.; Gobovic, D. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 150 KB

A new and improved structure of polysili

A new and improved structure of polysilicon resistor for subquarter micrometer CMOS device applications

✍ Kong-Beng Thei; Chung-Long Cheng; Hsin-Chien Lin; Tong-Sen Chang; Nun-Sian Tsai; 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 548 KB

Effects of electrical and temperature st

Effects of electrical and temperature stress on polysilicon resistors for CMOS technology applications

✍ Kong-Beng Thei; Hung-Ming Chuang; Sheng-Fu Tsai; Chun-Tsen Lu; Xin-Da Liao; Kuan 📂 Article 📅 2002 🏛 Elsevier Science 🌐 English ⚖ 592 KB

The effects of electrical and temperature stress on polysilicon resistors for CMOS technology applications are studied. Under a fixed square number, the peak current density (J peak ) is increased with decreasing the polysilicon resistor width W . The time-to-fail value of the polysilicon resistor i