✦ LIBER ✦

A monolithic 156 Mb/s clock and data recovery PLL circuit using the sample-and-hold technique

✍ Scribed by Ishihara, N.; Akazawa, Y.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 4-Gb/s CMOS clock and data recovery ci

✍ Seong-Jun Song; Sung Min Park; Hoi-Jun Yoo 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 573 KB

PLL design technique by a loop-trajector

✍ Kishine, K.; Fujimoto, K.; Kusanagi, S.; Ichino, H. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 568 KB