✦ LIBER ✦

A methodology for buffer design in ATM switches

✍ Scribed by Bernabei, Francesco ;Ferretti, Roberto ;Listanti, Marco ;Zingrillo, Giuseppe

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Buffer management for shared-memory ATM

✍ Arpaci, M.; Copeland, J.A. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 866 KB

Architecture, defect tolerance, and buff

✍ Jain, V.K.; Lei Lin; Horiguchi, S. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 436 KB

Physical performance limits for shared b

✍ Schultz, K.J.; Gulak, P.G. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 239 KB

A multistage ATM switch with interstage

✍ Hyong Sok Kim; Alberto Leon-Garcia 📂 Article 📅 1989 🏛 John Wiley and Sons 🌐 English ⚖ 955 KB

Buffer sizing in an ATM switch for both

✍ Annie Gravey; Gérard Hebuterne; Pierre Boyer; Jean-Raymond Louvion 📂 Article 📅 1989 🏛 John Wiley and Sons 🌐 English ⚖ 604 KB

Shared buffer memory switch for an ATM e

✍ Endo, N.; Kozaki, T.; Ohuchi, T.; Kuwahara, H.; Gohara, S. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 925 KB