✦ LIBER ✦

A Low-Noise and Low-Power Frequency Synthesizer Using Offset Phase-Locked Loop in 0.13-$\mu{\rm m}$ CMOS

✍ Scribed by Pyoungwon Park; Dongmin Park; Seonghwan Cho

Book ID: 126705953
Publisher: IEEE
Year: 2010
Tongue: English
Weight: 455 KB
Volume: 20
Category: Article
ISSN: 1531-1309
DOI: 10.1109/LMWC.2009.2035967

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 60 GHz Cascode Variable-Gain Low-Noise

A 60 GHz Cascode Variable-Gain Low-Noise Amplifier With Phase Compensation in a 0.13 $\mu{\rm m}$ CMOS Technology

✍ Kim, Youngmin; Kwon, Youngwoo 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 633 KB

A low-power 63-GHz CMOS direct injection

A low-power 63-GHz CMOS direct injection-locked frequency divider in 0.13-μm CMOS technology

✍ Wei-Lun Hsu; Chang-Zhi Chen; Yo-Sheng Lin 📂 Article 📅 2008 🏛 John Wiley and Sons 🌐 English ⚖ 564 KB

## Abstract A low‐power 63‐GHz (V‐band) direct injection‐locked frequency‐divider (ILFD) using standard 0.13‐μm CMOS technology is reported. To reduce power consumption and enhance locking range, a PMOS switch directly coupled to the LC tank (output) of the ILFD is used to replace the traditional t

[IEEE Proceedings of the IEEE 2004 Custo

[IEEE Proceedings of the IEEE 2004 Custom Integrated Circuits Conference - Orlando, FL, USA (2004.10.6-2004.10.6)] Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat No 04CH37571) CICC-04 - Notice of Violation of IEEE Publication PrinciplesA 2-5GHz low jitter 0.13 μm CMOS PLL using a dynamic current matching charge-pump and a noise attenuating loop-filter [frequency synthesizer application]

✍ Maxim, A. 📂 Article 📅 2004 🏛 IEEE ⚖ 594 KB