𝔖 Bobbio Scriptorium

✦ LIBER ✦

A low leakage SRAM macro with replica cell biasing scheme

✍ Scribed by Takeyama, Y.; Otake, H.; Hirabayashi, O.; Kushida, K.; Otsuka, N.

Book ID: 117884261
Publisher: IEEE
Year: 2006
Tongue: English
Weight: 769 KB
Volume: 41
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.2006.870763

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A low-power four-transistor SRAM cell wi

A low-power four-transistor SRAM cell with a stacked vertical poly-silicon PMOS and a dual-word-voltage scheme

✍ Kotabe, A.; Osada, K.; Kitai, N.; Fujioka, M.; Kamohara, S.; Moniwa, M.; Morita, 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 1019 KB

[IEEE 2007 IEEE International Solid-Stat

[IEEE 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers - San Francisco, CA, USA (2007.02.11-2007.02.15)] 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers - A High-Density Subthreshold SRAM with Data-Independent Bitline Leakage and Virtual Ground Replica Scheme

✍ Kim, Tae-Hyoung; Liu, Jason; Keane, John; Kim, Chris H. 📂 Article 📅 2007 🏛 IEEE ⚖ 700 KB

[IEEE 20th International Conference on V

[IEEE 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07) - Bangalore, India (2007.01.6-2007.01.10)] 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07) - A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology

✍ Joshi, Rajiv; Kim, Keunwoo; Williams, Richard; Nowak, Edward; Chuang, Ching-te 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 393 KB