✦ LIBER ✦

A low-cost parallel scalable FPGA architecture for regular and irregular LDPC decoding

✍ Scribed by Verdier, F.; Declercq, D.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Configurable LDPC Decoder Architectures

✍ Marjan Karkooti; Predrag Radosavljevic; Joseph R. Cavallaro 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 609 KB

A Generic Scalable Architecture for Min-

✍ Srinivasan, V.K.K.; Singh, C.K.; Balsara, P.T. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 324 KB

[IEEE 2010 15th IEEE European Test Sympo

✍ Chi, Chun-Chuan; Wu, Cheng-Wen; Li, Jin-Fu 📂 Article 📅 2010 🏛 IEEE ⚖ 414 KB