✦ LIBER ✦

A high-speed realization of a residue to binary number system converter

✍ Scribed by Piestrak, S.J.

Book ID: 120873488
Publisher: IEEE
Year: 1995
Tongue: English
Weight: 333 KB
Volume: 42
Category: Article
ISSN: 1057-7130
DOI: 10.1109/82.471401

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Efficient residue to weighted converter

Efficient residue to weighted converter for a new residue number system

✍ Alexander Skavantzos 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 79 KB

An implementation of a high-speed gray-t

An implementation of a high-speed gray-to-binary code converter

✍ Predrag A. Vraneš 📂 Article 📅 1985 🏛 Elsevier Science ⚖ 276 KB

A VLSI algorithm for direct and reverse

A VLSI algorithm for direct and reverse conversion from weighted binary number system to residue number system

✍ Alia, G.; Martinelli, E. 📂 Article 📅 1984 🏛 IEEE ⚖ 746 KB

Design of a high-speed RSA encryption pr

Design of a high-speed RSA encryption processor based on the residue table for redundant binary numbers

✍ Nobuhiro Tomabechi; Teruki Ito 📂 Article 📅 2002 🏛 John Wiley and Sons 🌐 English ⚖ 264 KB

## Abstract The RSA cryptosystem plays an important role in ensuring the security of network communications, although it has the drawback that much time is required for encryption/decryption. This paper presents a high‐speed RSA encryption processor employing highly parallel operation based as much

Voltage control of super high-speed relu

Voltage control of super high-speed reluctance generator system with a PWM voltage source converter

✍ Fukao, T.; Yang, Z.; Matsui, M. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 665 KB

Design of a high-speed-sampling stochast

Design of a high-speed-sampling stochastic flash analog-to-digital converter using device mismatch

✍ Ham, Hyunju; Matsuoka, Toshimasa; Wang, Jun; Taniguchi, Kenji 📂 Article 📅 2012 🏛 Wiley (John Wiley & Sons) 🌐 English ⚖ 1016 KB