𝔖 Bobbio Scriptorium

✦ LIBER ✦

A high-speed dynamic domino circuit implemented with GaAs MESFETs

✍ Scribed by Yang, L.; Chakharapani, R.; Long, S.I.

Book ID: 119798770
Publisher: IEEE
Year: 1987
Tongue: English
Weight: 901 KB
Volume: 22
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.1987.1052827

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A BiCMOS dynamic carry lookahead adder c

A BiCMOS dynamic carry lookahead adder circuit for VLSI implementation of high-speed arithmetic unit

✍ Kuo, J.B.; Liao, H.J.; Chen, H.P. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 473 KB

A BiCMOS dynamic carry look-ahead circui

A BiCMOS dynamic carry look-ahead circuit with carry skip for high-speed arithmetic circuits

✍ Kuo, J.B.; Liao, N.J.; Chen, H.P. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 311 KB

A novel high-speed latching operation fl

A novel high-speed latching operation flip-flop (HLO-FF) circuit and its application to a 19-Gb/s decision circuit using a 0.2-μm GaAs MESFET

✍ Murata, K.; Otsuji, T.; Sano, E.; Ohhata, M.; Togashi, M.; Suzuki, M. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 821 KB

[IEEE 1974 IEEE International Solid-Stat

[IEEE 1974 IEEE International Solid-State Circuits Conference - Philadelphia, PA, USA (1974.02.15-1974.02.13)] 1974 IEEE International Solid-State Circuits Conference. Digest of Technical Papers - High-speed integrated logic with GaAs MESFETs

✍ Van Tuyl, R.; Liechti, C. 📂 Article 📅 1974 🏛 IEEE ⚖ 564 KB

[IEEE IEEE Custom Integrated Circuits Co

[IEEE IEEE Custom Integrated Circuits Conference - Boston, MA, USA (13-16 May 1990)] IEEE Proceedings of the Custom Integrated Circuits Conference - A high-speed CMOS amplifier with dynamic frequency compensation

✍ Lee, B.W.; Sheu, B.J. 📂 Article 📅 1990 🏛 IEEE ⚖ 375 KB

[IEEE 1992 Bipolar/BiCMOS Circuits and T

[IEEE 1992 Bipolar/BiCMOS Circuits and Technology Meeting - Minneapolis, MN, USA (7-8 Oct. 1992)] Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting - A BiCMOS dynamic full adder circuit for VLSI implementation of high-speed parallel multipliers using Wallace tree reduction architecture

✍ Kuo, J.B.; Liao, H.J.; Chen, H.P. 📂 Article 📅 1992 🏛 IEEE ⚖ 367 KB