✦ LIBER ✦

A High-Level Power Model for MPSoC on FPGA

✍ Scribed by Piscitelli, R.; Pimentel, A.

Book ID: 114572154
Publisher: IEEE
Year: 2012
Tongue: English
Weight: 268 KB
Volume: 11
Category: Article
ISSN: 1556-6056
DOI: 10.1109/l-ca.2011.24

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Power modeling for high-level power esti

Power modeling for high-level power estimation

✍ Gupta, S.; Najm, F.N. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 293 KB

A high level power model for Network-on-

A high level power model for Network-on-Chip (NoC) router

✍ Seung Eun Lee; Nader Bagherzadeh 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 572 KB

This paper presents a high level power estimation methodology for a Network-on-Chip (NoC) router, that is capable of providing cycle accurate power profile to enable power exploration at system level. Our power macro model is based on the number of flits passing through a router as the unit of abstr

A High-level Microprocessor Power Modeli

A High-level Microprocessor Power Modeling Technique Based on Event Signatures

✍ Peter van Stralen; Andy D. Pimentel 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 365 KB

A complete dynamic power estimation mode

A complete dynamic power estimation model for data-paths in FPGA DSP designs

✍ Ruzica Jevtic; Carlos Carreras 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 1011 KB

Design and implementation of a high leve

Design and implementation of a high level programming environment for FPGA-based image processing

✍ Crookes, D.; Benkrid, K.; Bouridane, A.; Alotaibi, K.; Benkrid, A. 📂 Article 📅 2000 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 901 KB

Low-Power Correlation for IEEE 802.16 OF

Low-Power Correlation for IEEE 802.16 OFDM Synchronization on FPGA

✍ Pham, Thinh H.; Fahmy, Suhaib A.; McLoughlin, Ian Vince 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 470 KB