✦ LIBER ✦

A hierarchical reliability analysis for circuit design evaluation

✍ Scribed by Riege, S.P.; Thompson, C.V.; Clement, J.J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Hierarchical BSG floorplan for hierarchi

✍ Zhonglin Wu; Shigetoshi Nakatake; Atsushi Takahashi; Yoji Kajitani 📂 Article 📅 2001 🏛 John Wiley and Sons 🌐 English ⚖ 477 KB

A support system for analog circuit desi

✍ Inoue, Y.; Katoh, M.; Yasuda, Y.; Satomi, H.; Nakaya, K. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 670 KB

Hierarchical Benchmark Circuit Generatio

✍ Mark, Cindy; Chin, Scott Y. L.; Shannon, Lesley; Wilton, Steven J. E. 📂 Article 📅 2012 🏛 Association for Computing Machinery 🌐 English ⚖ 599 KB

Reliabllity Techniques for Electronic Ci

✍ Hellerman, L.; Racite, M. P. 📂 Article 📅 1958 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 768 KB

Thermal Design of Electronic-Circuit Lay

✍ Gupta, Hariom; Sharma, Jaydev 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 629 KB

On the design of a reliability circuit s

✍ Jan Verweij; Meindert Lunenborg 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 166 KB